Honest question coming from a point of consumer-thinking ignorance: With GPU makers putting out x8 cards on PCIe 4.0 and the heat issues with PCIe 5.0 SSDs, what practical nonenterprise uses are these speeds going to have?

  • Pete Hahnloser@beehaw.orgOP
    link
    fedilink
    arrow-up
    2
    ·
    1 year ago

    I was thinking about how ~24 lanes would start feeling a lot more generous, but I also feel like narrowing lanes per slot would mean faster obsolescence. Let’s say I get a PCIe 5.0 x4 SSD in two years that survives long enough for 6.0 to be mainstream on a new board … but x2 is now standard for SSDs to share the lanes better overall. Isn’t that now effectively a 5.0 x2 drive?

    • freeskier@lemmy.world
      link
      fedilink
      arrow-up
      0
      ·
      1 year ago

      Ultimately depends on how the motherboard manufacturers implement it and the choices they provide. If they were smart they wouldn’t narrow lanes, but instead break up most of the higher speed lanes into multiple lower speed ones.

      Just as an example, that x16 lane slot to the CPU, with PCIe-6.0 you could break it up into three 4.0x16 slots and four 4.0x4 NVME slots.

      Granted, at PCIe-6.0 your probably well beyond the total bandwidth a normal user would need. At that point you hope as the technology matures so it can reduce costs by reducing how many lanes a CPU and motherboard need at all.

      • Pete Hahnloser@beehaw.orgOP
        link
        fedilink
        arrow-up
        1
        ·
        1 year ago

        Ah … I didn’t realize “downscaling” (there’s a better term I’m sure) at the motherboard level to older generations was a thing. Wait. Is that already a thing with some of the 5.0/4.0 boards?

        • cmnybo
          link
          fedilink
          arrow-up
          1
          ·
          1 year ago

          Yes, that’s what they have been doing for quite a while now.

          The chipset splits a few PCIe lanes from the CPU into many PCIe lanes for lower speed devices to use. Of course those lanes all share the same bandwidth with each other and with the USB and SATA ports in the chipset.